Office of the Controller General of Patents, Designs & Trade Marks
Department of Industrial Policy & Promotion,
Ministry of Commerce & Industry,
Government of India

(http://ipindia.nic.in/index.htm)

(http://ipindia.nic.in/index.htm)

Application Details	
APPLICATION NUMBER	202141041241
APPLICATION TYPE	ORDINARY APPLICATION
DATE OF FILING	14/09/2021
APPLICANT NAME	M. KALAIARASI
TITLE OF INVENTION	AN EFFICIENT HIGH SPEED VLSI ARCHITECTURE IN PARALLEL FOR PERFORMING SCALAR MULTIPLICATION IN BINARY
FIELD OF INVENTION	COMPUTER SCIENCE
E-MAIL (As Per Record)	
ADDITIONAL-EMAIL (As Per Record)	kalaibhuvan26@gmail.com
E-MAIL (UPDATED Online)	
PRIORITY DATE	
REQUEST FOR EXAMINATION DATE	10/01/2022
PUBLICATION DATE (U/S 11A)	31/12/2021

Application Status	
APPLICATION STATUS	Application Awaiting Examination

View Documents



In case of any discrepancy in status, kindly contact ipo-helpdesk@nic.in